品牌索引 產(chǎn)品分類 > 小信號開關(guān)二極管> 瞬態(tài)電壓抑制器TVS/ESD> 雙極管二極管> 調(diào)諧二極管> 齊納(穩(wěn)壓)二極管> 小信號肖特基二極管> 頻帶轉(zhuǎn)換二極管> 中/高功率管> 射頻PIN二極管> Sinterglass二極管> 整流器 > 可編程單結(jié)晶體管 (PUT)> SIDAC> 可控硅整流管 (SC) > 晶閘管浪涌保護(hù)器件 (TSPD)> 三端雙向可控硅開關(guān)元件 (TRIAC)> 半導(dǎo)體閘流管> 快速分立式> 相控分立式 > N溝道(N-Channel)> P溝道(P-Channel)> 雙N溝道(Dual N-Channel)> 雙P溝道(Dual P-Channel)> 雙N和P溝道(Dual N and P-Channel)
|
產(chǎn)品介紹
說明
The SN74LV8151 is a 10-bit universal Schmitt-trigger buffer with 3-state outputs, designed for 2-V to 5.5-V VCC operation. The logic control (T/C\) pin allows the user to configure Y1 to Y8 as noninverting or inverting outputs. When T/C\ is high, the Y outputs are noninverted (true logic ), and when T/C\ is low, the Y outputs are inverted (complementary logic). When output-enable (OE)\ input is low, the device passes data from Dn to Yn. When OE\ is high, the Y outputs are in the high-impedance state. The path A to P is a simple Schmitt-trigger buffer, and the path B to N is a simple Schmitt-trigger inverter. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. 特性
|